A Hdl & Verilog Code: Simulated Output - Manjunatha S. - Bücher - LAP LAMBERT Academic Publishing - 9783848423248 - 21. März 2012
Bei Nichtübereinstimmung von Cover und Titel gilt der Titel

A Hdl & Verilog Code: Simulated Output


Möchtest Du eine E-Mail, sobald der Artikel verfügbar ist?
Hast du ein Profil? Anmelden
Benachrichtigungen über neue Veröffentlichungen von Manjunatha S. erhalten
Zu deiner iMusic Wunschliste hinzufügen
oder

Noch nicht bewertet

In electronics, a hardware description language or HDL is any language from a class of computer languages, specification languages, or modeling languages for formal description and design of electronic circuits, and most-commonly, digital logic. It can describe the circuit's operation, its design and organization, and tests to verify its operation by means of simulation. HDLs are standard text-based expressions of the spatial and temporal structure and behaviour of electronic systems. Like concurrent programming languages, HDL syntax and semantics includes explicit notations for expressing concurrency. However, in contrast to most software programming languages, HDLs also include an explicit notion of time, which is a primary attribute of hardware. Languages whose only characteristic is to express circuit connectivity between hierarchies of blocks are properly classified as netlist languages used on electric computer-aided design (CAD).

Medien Bücher     Taschenbuch   (Buch mit Softcover und geklebtem Rücken)
Erscheinungsdatum 21. März 2012
ISBN13 9783848423248
Verlag LAP LAMBERT Academic Publishing
Seitenanzahl 132
Maße 150 × 8 × 226 mm   ·   215 g
Sprache Deutsch